Multifinger AlGaN/GaN HEMTs device overview 2.1 Device structure and fabrication
The AlGaN/GaN HEMTs used in this study were fabricated using a complete complementary metal oxide semiconductor (CMOS)-compatible process for GaN-based metal-insulator-semiconductor HEMTs (MIS-HEMT) on a 900 μm-thick silicon substrate. Figure 1 shows the device top-view and schematic cross-section of a single finger of the device. The grown structures consist of a 2 nm-thick AlN layer and an 8 nm-thick Al2O3 layer, on which was deposited a 3.9 μm-thick GaN/AlGaN buffer layer, a 20 nm-thick AlGaN barrier layer and followed by a 4nm-thick GaN capping layer. Standard Ti/Al/Ni/Au (20 nm /120 nm /25 nm /5100 nm) multilayers were used as ohmic contacts, and a Ni/Au (20 nm /150 nm) layer was used for the gate Schottky contact. After the ohmic contact was formed, the device was passivated by a Si3N4 layer grown by plasma-enhanced chemical vapor deposition (PECVD) . The purpose of this layer is to protect metal from oxidation and corrosion. Finally, the 1.8 μm-thick Au field plate was made on the top of drain and source. The transistor contains a Schottky gate and has a negative threshold voltage of VTH = -3 V. The device consists of 80 gate fingers. Each gate has a width of 1000 μm and a length of 1 μm. The gates are connected by air bridges, which results in a total 80 mm gate width. The 80 fingers separately link to the pads at the side of active region. This AlGaN/GaN HEMTs was used herein to determine the electrical characteristic and the internal temperature distribution of the device which would be delineated in the next section. (b) Schematic cross-section of a single finger and simplified struncture for thermal simulation.
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Electro-thermal analysis
To investigate thermal behavior of packaged devices, the determination of hot spots location in GaN HEMTs is necessary. Several new techniques have yielded promising results toward establishing peak temperature for GaN devices in combination with detailed modeling and infrared (IR) imaging (Green et al., 2008; Raj & Bindra, August 2013; Salem, Ibitayo, & Geil, 2007; Sommet, Mouginot, Quere, Ouarch, & Camiade, 2012; J. Zhang & Zhang, 2013) . Numerical models are complicated because they require detailed material properties and device geometry . In the electro-thermal analysis, ID-VD curve is measured to verify the numerical model. The 2D simulation model was built using Silvaco Atlas to investigate the GaN HEMTs. The Albrecht low field mobility model and the drift diffusion transport model were chosen to simulate electrical performance of the GaN HEMTs (Heller & Crespo, 2008; James, 2011; Sridharan, Venkatachalam, & Yoder, 2008; Venkatachalam et al., 2011) .
The GaN HEMTs conduct current through a "device channel" formed by the flow of a high-concentration twodimensional electron gas (2DEG). The 2DEG flow which is generated by spontaneous and piezoelectric polarization at the junction between two materials with different bandgaps. Equation (1) expressed the bandgaps (Eg) of GaN, AlN, and AlxGa1-xN as functions of temperature. All the parameters related to material properties used in the simulation are from the database of devices (Varshni, 1967; Vurgaftman, Meyer, & Ram-Mohan, 2001 ). 
where, is the composition fraction, is the ambient temperature in Kelvin.
x T Equation (2) is the constitutive equation, where ⃗ ⃗ is the electric flux density, ɛ0 is the vacuum permittivity, ɛr is the relative permittivity, ⃗ is the electric field, ⃗ is the polarization that consists of spontaneous and piezoelectric parts.
Equation (3) calculates the power dissipated in each elementary volume of the device, where P is dissipated power, J is current density, and Z is the gate width of the device (Ambacher et al., 2000; Benbakhti, Rousseau, & De Jaeger, 2007) .
According to the equation, the dissipated power of GaN HEMTs devices is related to the electric field intensity, and the temperature distribution is associated with the power dissipation of the active region of the device. Therefore, the hot spot location can be calculated by simulating the electric field of devices. It's feasible to figure out where the hot spot is by simulating the electric field of devices. Silvaco finite-element simulation tool was used to simulate a 500 µm gate width GaN HEMTs. Modeling of GaN devices is based on macroscopic transport parameters to describe the dependences of these parameters on the temperature above 300 K and on other parameters in terms of simple relationships. An analytic form for the low-field mobility as functions of temperature, ionized donor concentration, and compensation ratio is expressed as Eq. (4). The ND is ionized donor concentration. The kc is compensation ratio (Albrecht, Wang, Ruden, Farahmand, & Brennan, 1998) .
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where, 
The drift diffusion transport model of GaN with position dependent band structure is shown in Eq. (5). Figure 2 shows the logical structure of the numerical model versus temperature in simulations of low electric field mobility. The electric field is obtained from the gradient of electrostatic potential ψ, which is inferred by applying the Poisson equation (M.R., Rafferty, & Dutton, 1984) . After the Albrecht low field mobility model and the drift diffusion transport model are used to derive the power dissipation of the component, the temperature distribution of the element can be obtained. Chou and Cheng, Journal of Thermal Science and Technology, Vol.12, No.2 (2017) The corresponding electric field can be calculated from the drain-source voltage (VDS) of the given device. Figure 3 shows the simulated results of the device characteristics ID-VD for gate voltage VG = 0 V to -3 V. The GaN HEMTs turn on when gate voltage exceeds -2 V (VG > -2 V). Measurements of device characteristics validated the numerical model and showed good agreement between simulation results and experimental data. This model was then used to determine the position of hot spots of GaN HEMTs. Figure 4 shows the temperature distribution of GaN HEMTs. The hot spot on the drainside of the gate edge is in good agreement with several literatures (Kuball et al., 2006; Vitanov, Palankovski, Maroldt, & Quay, 2010) . 
Cascode GaN-HEMTs packaging
Different package designs were proposed for high voltage cascode GaN HEMT . The TO-220 package and the Power Quad Flat No-Lead (PQFN) package are industry practices. The TO-220 package has three common-source inductances shared by a device power loop and driving loop. These three inductances are the most critical parasitic inductances. Therefore, Kelvin connection is applied to provide a separate gate drive return loop. Compared to TO-220 package, TO-257 package can dissipate relatively more heat and provides a hermetic circumstance that protects device from environmental moisture and corrosion.
The device structure for the depletion mode (D-mode) GaN device is simpler than that for the enhancement mode (Emode) GaN device. However, because they are inherently depletion-mode devices, GaN HEMTs pose additional constraints on the design of a switched-mode power supply, especially under start-up conditions. Industrial power drive circuits are usually in a normally-off configuration to enable fail-safe operation and a simple gate drive. To apply a normally-on GaN HEMT in circuit design, a low-voltage MOSFET is used in series to drive the GaN HEMT, which is a popular approach and well-known as cascode structure (Curatola et al., 2014; Li et al., 2016; Xiucheng, Qiang, Zhengyang, & Lee, 2014) . Figure  5 shows the cascode GaN FET device circuit hermetically sealed in the four-pin metal case TO-257 package (H.-P. Chou, Cheng, Cheng, & Chuang, 2016) . Equation (6) shows that, when the gate-to-source voltage VGS is less than the threshold voltage VTH, the cascode GaN FETs operate in the cutoff region, and they turn on when VGS exceeds VTH. Since a low-voltage MOSFET is a normally-off device, the cascode GaN FET is a normally-off device. Combining the high switching frequency of GaN HEMTs with a normally-off MOSFET obtains a cascode GaN FET with more applications compared to a device that only consists of GaN HEMTs. Chou and Cheng, Journal of Thermal Science and Technology, Vol.12, No.2 (2017) The previous research shows the thermal analysis of packaged cascode with single GaN. An electro-thermal simulation using a full Albrecht low field mobility model and the drift diffusion transport model and measurements with Raman spectroscopy and Infrared thermography revealed that hot spots of GaN HEMTs were located near the drain-side gate. This study used these data to carry out thermal simulations of packaged 80 mm gate width AlGaN/GaN HEMTs device. Figure 6 shows that the experimental results were in good agreement with thermal simulation. These methods are helpful to predicting the thermal performance of GaN HEMT devices. (H.-P. Chou et al., 2016) Fig. 6. Peak surface temperature profile of cascode GaN HEMT by IR measurement and FE simulation.
Transient thermal characteristics analysis
The temperature of power devices can be used as a damage indicator. However, channel temperature is difficult to obtain directly. Therefore, temperature sensitive electrical parameters (TSPs) are used to evaluate junction temperature. Previous studies have used electrical measurements to estimate channel temperature (Avenas, Dupont, & Khatir, 2012; Chen, Chou, & Cheng, 2016; G.-C. Zhang, Feng, Zhou, Li, & Guo, 2011) . In this paper, on-resistance (RON), maximum drain current (IDMAX), and transconductance (gm) are chosen as temperature sensitive parameters. The device temperature can be changed by either external heating or self-heating. Since environmental temperature is controllable, external heating is used to discover the relation between parameters and device temperature. Then, the operating device temperature can be evaluated by measuring one of these three parameters under operation (Joh et al., 2009 ). Figure 7 shows the schematic diagram of connection during measurement, which supports current-voltage (I-V) measurement, TSP extraction, and the transient thermal characteristics. In order to measure accurate I-V characteristic under various temperatures, four-wire Kelvin connection between the drain terminal and the source terminal is used to eliminate the voltage-drop from lead resistance (Rlead) and parasitic electromotive force (EMF) across the device. To measure I-V characteristics at various temperatures, a Keithley 2651A high-current SourceMeter ® is used to operate the drain terminal, and a Keithley 2601A SourceMeter ® is used to operate gate terminal (Brandes, 2011; Chucheng, Lingyin, Asada, Odendaal, & Wyk, 2003) . To control the external heating temperature, the power device is settled in a well-insulated chamber with inner temperature set from 25 ˚C to 150 ˚C. It is supposed that when the device is unpowered, the junction temperature is equal to chamber temperature as it reaches thermal equilibrium. To avoid self-heating effect, the device is powered by pulse voltages applied to drain for measurement with 300 μs pulse width and 0.1 % duty cycle. For RON and IDMAX measurements, the gate-to-source voltage bias is 8 V. For transconductance measurement, the drain-to-source voltage bias is 5 V. The effect of the external heating on the I-V characteristic response of the AlGaN/GaN HEMTs was identified. Measuring instruments are connected to computer to capture precise data, as shown in Fig. 8 . Figure 9~11 presents the measured results. The changes of on-resistance, IDMAX, and transconductance depend on the sensitivity of temperature. The trendlines from the results show that R squares are closed to 1, which means the trendlines are reliable. Therefore, TSP model is built for self-heating measurement index. The relations between TSPs and device temperature can be given as 
External heating measurement
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Self-heating measurement
Utilizing the equations (7)-(9) from external heating measurement, self-heating measurements are conducted to test if the temperature determination method is practicable. In addition to the three TSPs, Fig. 12 shows the infrared thermography measurements of device temperature. The test condition of drain current was set from 1 to 6 A in 0.5 A increments. The device characteristics were then measured under varying drain-to-source voltage bias. The measured results show that with the three TSPs, RON, IDMAX, and gm, the device temperature can be extracted and have similar outcomes (Chen et al., 2016) . Figure 12 also indicates that device temperature obtained from IR measurement is lower than that from others. The reason is that that IR measurement can only capture the surface temperature of the device. 
Cascode paralleled-GaN-HEMTs packaging
To provide high output currents rating required by high-power applications, power devices are often used in parallel, either as separate components or in a multi-chip module (Sadik et al., 2013; Schlapbach, 2010) . Studies of the performance of individual GaN HEMTs during paralleling operation in the package are discussed in the previous section. Since the TO-257 package could survive high-temperature soaking for a long time, a cascode parallel-connected GaN HEMTs was developed with all high-temperature packaging materials to hold two GaN MIS-HEMT bare dies, as shown in Fig. 13 . The materials were identical to those used in the single chip package. Fig. 13 . Cascode Paralleled-GaN-HEMTs circuit.
Chou and Cheng, Journal of Thermal Science and Technology, Vol.12, No.2 (2017) Figure 14 shows the measured electrical characteristics with two GaN HEMTs and only one GaN HEMT in cascode configuration to test for effects of parallel chips. With parallel connection of GaN HEMTs, the on-state current increases from 27 to 50 A, i.e., the output current does not double. The measured drain current of the cascode GaN FET with one chip and two chips had a discrepancy, and chips in parallel had a small influence. This may have been caused by the heat generated in operating device, which deteriorates the electrical performance. Since two GaN HEMTs are used in the cascode packaging, the thermal problem is very critical. Therefore, thermal problem is indispensable to be analyzed. Figure 15 shows the design of TO-257 packaging for cascode parallel-connected GaN HEMTs. In a parallel-connected device, the junction temperature substantially affects switching characteristics and dynamic current sharing. Non-uniform current sharing to each component can cause an overload resulting in destruction of device. Figure 16 shows the temperature distribution measurement to the parallel-connected device by infrared thermography. As operation power increases, individual GaN HEMTs sustain different power dissipations and temperature rising. The temperature distribution of each GaN device revealed that the different current in each component for paralleled connection will not show good estimation of the channel temperature and thermal impedance with the dynamic RON measurement. Therefore, temperature sensitive electrical parameters (TSPs) are not suitable for evaluating parallel-connected components' junction temperature.
Conventional TO-257 package is not symmetrical for each GaN HEMTs. Therefore, each component has a different heat dissipation, which eventually causes uneven current sharing and damage to the device. Highly uniform current sharing between GaN HEMTs is very important for preventing the device from overloading by an excessive current. (P. -C. Chou, Cheng, & Chen, 2014) . In many through-hole package cases, there is a metal tab that functions as a heat-sink to attain thermal management of the case temperature. In TO-257 packaging, the metal tab is at the top side of the device, making unequal influence on each GaN HEMT. To reduce the effect resulted by the case, a new package structure (Rectangular Encapsulated Case 20 mm × 15 mm, REC-2015) was designed by changing the metal tab to both left and right side of the case. Figure 17 shows a completed assembly of a dedicated, customizable leaded assembly, in which one or more semiconductor devices are encapsulated by way of an air-cavity. The package assembly include non-isolated metal flange base, a ringframe/sidewall. This arrangement has a symmetry heat sink plate for components. Thermal analysis was performed to evaluate the effectiveness of design. 
Steady-state thermal performance analysis
Thermal dissipation is a critical issue for AlGaN/GaN HEMTs that reach high power densities. This packaging dissipates accumulated heat in three ways. Since most of the heat is conducted to device bottom, it is dissipated directly to the DBC substrate and the lead frame. Another way to dissipate heat is by the bonding wires. However, the wires have small crosssectional areas and dissipated little heat. Therefore, the bonding wires were not simulated. Lastly, some of the heat is dissipated to the ambient from the surface of the device. To elucidate and mitigate the thermal problem in this cascode GaN-HEMT structure, simulations of the device were used to predict the temperature distribution, and corresponding experiments were performed.
Simulation approach
The temperature distribution of the packaged cascode GaN FET was numerically simulated by finite element method, supported by Ansys Icepak. In thermal simulation, the heat source setting is important because of its large effects on the simulation results. Therefore, the location of heat source had been investigated in several studies. For example, (Benbakhti et al., 2007; Kuball et al., 2006; Vitanov et al., 2010) verified that the heat is generated under drain-side gates where the heat Chou and Cheng, Journal of Thermal Science and Technology, Vol.12, No.2 (2017) sources were set in the simulation. Figure 1(b) shows that, due to the large difference in thin film sizes, the device structure and the heat sources has to be simplified. The bonding wires were neglected because they dissipate only a little heat. The boundary condition applies to the model was set as natural convection. The packaged GaN FET was placed on a 50 ˚C heating board in a 25 ˚C surrounding as required for the measuring method used in this study. An important parameter is the thermal conductivity of each material. This term must be carefully considered due to its high effect on device temperature. The efficiency of heat conduction increases as thermal conductivity increases. The metal case and silver paste have thermal conductivities of 387.6 and 65 W/mK, respectively. The thermal conductivities of GaN and AlN are highly dependent on temperature that can be expressed as Eq. (10). The k T 0 is the thermal conductivity at T0, which is 300 K here. The k T 0 is 208.7 and 282.3 while r is 1.3 and 1.2 for GaN and AlN, respectively (Bose, 2013; A. Darwish, Bayba, & Hung, 2015; Incropera, DeWitt, Bergman, & Lavine, 2006; Mion, Muth, Preble, & Hanser, 2006; Shackelford & Alexander, 2000; Strauch, 2011) . A three dimensional finite element representation of the cascode GaN package is constructed to simulate the temperature distribution of GaN HEMTs in cascode structure. Figure 18 shows two meshed models of cascode GaN FET package. The fine-meshed was used for minor-size object calculation at heat sources. Equation (11) specifies a model that is based on the energy equation for a conducting solid region. The model includes the heat flux that is associated with conduction and volumetric heat sources within solids. Equation (12) is the energy equation applicable in the fluid region, where h is the enthalpy, k is the conductivity; kt is the conductivity by turbulent transport; ρ is density; T is temperature, and Sh is the heat source term. Simultaneously solving Eqs. (10)- (12) 
Temperature distribution measurement with infrared thermography
The relationships between peak temperature and power dissipation were compared at various power loss. Infrared thermography was used to obtain the temperature distribution of the packaged device under various working conditions to determine the actual thermal conditions. Infrared thermography was used to measure temperature according to the intensity of thermal radiation acquired by an optical system. The optical measurement requires a uniform surface emissivity coefficient to calculate the temperature of a tested device. Since the surface materials differed, the surfaces were sprayed with a boron nitride (BN) coating to obtain a uniform surface emissivity (Salem et al., 2007) . With a detector array and computer algorithms, emissivity measured at each pixel can be obtained from the intensity of IR radiation with the investigated part heated up to a known temperature, which is 50 ˚C herein, as the spatial emissivity correction (Albright, Stump, McDonald, & Kaplan, 1999; Salem, Ibitayo, & Geil, 2005; She et al., 2014) .
Figures 21-22 are representative images obtained with an infrared thermal camera at a power consumption of 22.3 W and 23 W for TO-257 and REC-2015 packaging, respectively. The thermography resolution and detector pitch are 320 x 240 pixels and 25 μm. As expected, Joule heating resulted in peak temperatures at the centers of the GaN HEMT surfaces. The connecting points between the bonding wires and chip with high temperature reveal that bonding wires cannot effectively dissipate heat, which confirmed that they can be excluded from the thermal simulation. Figure 23 -24 plot the surface peak temperature of the device resulted from simulation and measurement. Accumulation of heat resulted in a peak temperature at the center of the device surface. When the power loss of the GaN FET was 22.3 W, the device temperature with TO-257 packaging reached around 144 ˚C. The temperature rise in the device with REC-2015 packaging is slow when power dissipation is high. For a power dissipation lower than 24 W, the curve of peak temperature as a function of dissipated power is almost linear. Power dissipation increases with peak temperature. The consistent results obtained in the experiment and the simulation confirm the validity of the simulation for estimating the temperature distribution at high operating power. 
Conclusion
The proposed implementation of a GaN-based power device with new package provides superior thermal performance for high power applications. This study evaluated device performance in the temperature range 25 ºC ~ 150 ºC is evaluated to ensure that GaN transistor application is effective. The cascade structure of GaN HEMTs on a DBC substrate in a TO-257 metal package features a highly efficient package scheme with the Kelvin source connection and a package base with a lowinductance source terminal. Variations with temperature of on-resistance (RON), maximum drain current (IDMAX), and transconductance (gm) of packaged GaN device are measured and statistically analyzed. The statistical data established the relationships between the heating curve parameter (RON) and the cooling curve parameters (IDMAX and gm). A numerical based analytical model for GaN HEMTs devices is also presented. The model includes important effects like mobility, drift, diffusion, and self-heating effect. The model is in agreement with the experimental data for devices with 500 µm gate width and 25 µm channel lengths over typical applied voltage ranges. To increase the power density of single packaged device, this study performed a thermal analysis of cascode multi-finger AlGaN/GaN HEMTs device in parallel connection structure. However, individual GaN HEMTs in a TO-257 package have different power dissipations and different temperature increases. Additionally, electrical parameters cannot be used to determine temperature in a parallel connection structure. Therefore, a new REC-2015 packaging for paralleled GaN module is designed and investigated. Finite element simulations
